Description: The paper using Verilog HDL language to describe hardware features, the use of the FPGA chip QuartusII 5.0 comprehensive description of the modular design approach to the design of each module of UART (Universal Asynchronous Receiver Transmitter).
To Search:
File list (Check if you may need any files):
UART.doc
Download