Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: add Download
 Description: - A0 a1 a2 input we use k1 k2 k3 instead the- b0 b1 b2 input, we use DIP switches instead.- B0 DIP switch input, BMK1 with DuPont line by 24 feet- b1 DIP switch 2 input, BMK2 with DuPont line by 25 feet- b2 DIP switch 3 input, BMK3 connected with DuPont line 26 feet- beginning digital tube display E. should be 111 plus 111 is equal to E (14)- Digital tube display result of the addition
 Downloaders recently: [More information of uploader lixiaolong]
 To Search:
File list (Check if you may need any files):
 

add.vhd
    

CodeBus www.codebus.net