Description: This routine is located VMD642_CPLD directory. Using CPLD implementation auxiliary decoding, LED indicator control, watchdog, and other logic control circuitry. Written using Verilog HDL source code, the compiler development system using Cypress' s Warp 6.3.
To Search:
File list (Check if you may need any files):
VMD642_CPLD\cpld_altera.rar
VMD642_CPLD
Download