Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: BlackJack Download
 Description: I use FPGA blackjack game programs, including the top-level circuit sch file gives each module using VHDL language
 Downloaders recently: [More information of uploader 雷雨]
 To Search:
File list (Check if you may need any files): 
 

100Hz.vhd
AvoidS.vhd
black_new.vhd
Flash_4.vhd
FPJ.vhd
Reg44.vhd
RorR.vhd
ScreenChoose.vhd
test_fenpin.vhd
test_for_curr.vhd
Top_Sch.sch
Translate.vhd

CodeBus www.codebus.net