Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: D-type-flip-flop Download
 Description: Design of a D-type flip-flop, the input CK (clock signal, ↑ indicates rising time), D (data), Clear end (" 0" is cleared), the output Q
 Downloaders recently: [More information of uploader 许光达]
 To Search:
File list (Check if you may need any files): 
 

D-type flip-flop.doc

CodeBus www.codebus.net