Description: This is a signed 16-bit multiplier design, detailed design reports and contains all of the verilog code. Multiplier using booth encoding ,4-2 compression, lookahead structure
To Search:
File list (Check if you may need any files):
16bits_multiplier
.................\adder_32.v
.................\compressor.v
.................\mul_booth2.v
.................\tb.v
.................\乘法器设计报告.doc
Download