Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: quartus Download
 Description: Static vhdl language to describe 16* 32 dot matrix display program, divided into veneer display and multi-panel display.
 Downloaders recently: [More information of uploader 王新]
 To Search:
File list (Check if you may need any files):
 

readme.txt
du_epm1270\db\new_test.asm.qmsg
..........\..\new_test.asm_labs.ddb
..........\..\new_test.cbx.xml
..........\..\new_test.cmp.cdb
..........\..\new_test.cmp.hdb
..........\..\new_test.cmp.logdb
..........\..\new_test.cmp.rdb
..........\..\new_test.cmp.tdb
..........\..\new_test.cmp0.ddb
..........\..\new_test.dbp
..........\..\new_test.db_info
..........\..\new_test.eco.cdb
..........\..\new_test.fit.qmsg
..........\..\new_test.hier_info
..........\..\new_test.hif
..........\..\new_test.map.cdb
..........\..\new_test.map.hdb
..........\..\new_test.map.logdb
..........\..\new_test.map.qmsg
..........\..\new_test.pre_map.cdb
..........\..\new_test.pre_map.hdb
..........\..\new_test.psp
..........\..\new_test.pss
..........\..\new_test.rtlv.hdb
..........\..\new_test.rtlv_sg.cdb
..........\..\new_test.rtlv_sg_swap.cdb
..........\..\new_test.sgdiff.cdb
..........\..\new_test.sgdiff.hdb
..........\..\new_test.signalprobe.cdb
..........\..\new_test.sld_design_entry.sci
..........\..\new_test.sld_design_entry_dsc.sci
..........\..\new_test.syn_hier_info
..........\..\new_test.tan.qmsg
..........\..\new_test.tis_db_list.ddb
..........\..\prev_cmp_new_test.asm.qmsg
..........\..\prev_cmp_new_test.fit.qmsg
..........\..\prev_cmp_new_test.map.qmsg
..........\..\prev_cmp_new_test.qmsg
..........\..\prev_cmp_new_test.tan.qmsg
..........\div.vhd
..........\div.vhd.bak
..........\new_test.asm.rpt
..........\new_test.cdf
..........\new_test.done
..........\new_test.dpf
..........\new_test.fit.rpt
..........\new_test.fit.smsg
..........\new_test.fit.summary
..........\new_test.flow.rpt
..........\new_test.map.rpt
..........\new_test.map.summary
..........\new_test.pin
..........\new_test.pof
..........\new_test.qpf
..........\new_test.qsf
..........\new_test.qws
..........\new_test.tan.rpt
..........\new_test.tan.summary
..........\new_test.vhd
..........\new_test.vhd.bak
..........\test.vhd
..........\test.vhd.bak
epm1270_sram_more\db\new_test.analyze_file.qmsg
.................\..\new_test.asm.qmsg
.................\..\new_test.asm_labs.ddb
.................\..\new_test.cbx.xml
.................\..\new_test.cmp.cdb
.................\..\new_test.cmp.hdb
.................\..\new_test.cmp.logdb
.................\..\new_test.cmp.rdb
.................\..\new_test.cmp.tdb
.................\..\new_test.cmp0.ddb
.................\..\new_test.dbp
.................\..\new_test.db_info
.................\..\new_test.eco.cdb
.................\..\new_test.fit.qmsg
.................\..\new_test.hier_info
.................\..\new_test.hif
.................\..\new_test.map.cdb
.................\..\new_test.map.hdb
.................\..\new_test.map.logdb
.................\..\new_test.map.qmsg
.................\..\new_test.pre_map.cdb
.................\..\new_test.pre_map.hdb
.................\..\new_test.psp
.................\..\new_test.pss
.................\..\new_test.rtlv.hdb
.................\..\new_test.rtlv_sg.cdb
.................\..\new_test.rtlv_sg_swap.cdb
.................\..\new_test.sgdiff.cdb
.................\..\new_test.sgdiff.hdb
.................\..\new_test.signalprobe.cdb
.................\..\new_test.sld_design_entry.sci
.................\..\new_test.sld_design_entry_dsc.sci
.................\..\new_test.syn_hier_info
.................\..\new_test.tan.qmsg
.................\..\new_test.tis_db_list.ddb
.................\..\prev_cmp_new_test.asm.qmsg
.................\..\prev_cmp_new_test.fit.qmsg
    

CodeBus www.codebus.net