Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Altera-Lab-1 Download
 Description: Altera Lab 1 for DE1 - Manual and Solution
 Downloaders recently: [More information of uploader Azkan]
 To Search:
File list (Check if you may need any files):
Lab 1
.....\Part1
.....\.....\db
.....\.....\..\logic_util_heursitic.dat
.....\.....\..\part1.amm.cdb
.....\.....\..\part1.asm.qmsg
.....\.....\..\part1.asm.rdb
.....\.....\..\part1.asm_labs.ddb
.....\.....\..\part1.cbx.xml
.....\.....\..\part1.cmp.bpm
.....\.....\..\part1.cmp.cdb
.....\.....\..\part1.cmp.hdb
.....\.....\..\part1.cmp.kpt
.....\.....\..\part1.cmp.logdb
.....\.....\..\part1.cmp.rdb
.....\.....\..\part1.cmp0.ddb
.....\.....\..\part1.cmp1.ddb
.....\.....\..\part1.cmp2.ddb
.....\.....\..\part1.cmp_merge.kpt
.....\.....\..\part1.db_info
.....\.....\..\part1.eda.qmsg
.....\.....\..\part1.fit.qmsg
.....\.....\..\part1.hier_info
.....\.....\..\part1.hif
.....\.....\..\part1.idb.cdb
.....\.....\..\part1.lpc.html
.....\.....\..\part1.lpc.rdb
.....\.....\..\part1.lpc.txt
.....\.....\..\part1.map.bpm
.....\.....\..\part1.map.cdb
.....\.....\..\part1.map.hdb
.....\.....\..\part1.map.kpt
.....\.....\..\part1.map.logdb
.....\.....\..\part1.map.qmsg
.....\.....\..\part1.map_bb.cdb
.....\.....\..\part1.map_bb.hdb
.....\.....\..\part1.map_bb.logdb
.....\.....\..\part1.pre_map.cdb
.....\.....\..\part1.pre_map.hdb
.....\.....\..\part1.rtlv.hdb
.....\.....\..\part1.rtlv_sg.cdb
.....\.....\..\part1.rtlv_sg_swap.cdb
.....\.....\..\part1.sgdiff.cdb
.....\.....\..\part1.sgdiff.hdb
.....\.....\..\part1.sld_design_entry.sci
.....\.....\..\part1.sld_design_entry_dsc.sci
.....\.....\..\part1.smart_action.txt
.....\.....\..\part1.sta.qmsg
.....\.....\..\part1.sta.rdb
.....\.....\..\part1.sta_cmp.7_slow.tdb
.....\.....\..\part1.syn_hier_info
.....\.....\..\part1.tis_db_list.ddb
.....\.....\..\part1.tmw_info
.....\.....\..\prev_cmp_part1.qmsg
.....\.....\incremental_db
.....\.....\..............\compiled_partitions
.....\.....\..............\...................\part1.db_info
.....\.....\..............\...................\part1.root_partition.cmp.cbp
.....\.....\..............\...................\part1.root_partition.cmp.cdb
.....\.....\..............\...................\part1.root_partition.cmp.dfp
.....\.....\..............\...................\part1.root_partition.cmp.hdb
.....\.....\..............\...................\part1.root_partition.cmp.kpt
.....\.....\..............\...................\part1.root_partition.cmp.logdb
.....\.....\..............\...................\part1.root_partition.cmp.rcfdb
.....\.....\..............\...................\part1.root_partition.cmp.re.rcfdb
.....\.....\..............\...................\part1.root_partition.map.cdb
.....\.....\..............\...................\part1.root_partition.map.dpi
.....\.....\..............\...................\part1.root_partition.map.hdb
.....\.....\..............\...................\part1.root_partition.map.kpt
.....\.....\..............\README
.....\.....\part1.asm.rpt
.....\.....\part1.done
.....\.....\part1.eda.rpt
.....\.....\part1.fit.rpt
.....\.....\part1.fit.summary
.....\.....\part1.flow.rpt
.....\.....\part1.map.rpt
.....\.....\part1.map.summary
.....\.....\part1.pin
.....\.....\part1.pof
.....\.....\part1.qpf
.....\.....\part1.qsf
.....\.....\part1.sof
.....\.....\part1.sta.rpt
.....\.....\part1.sta.summary
.....\.....\part1.vhd
.....\.....\part1.vhd.bak
.....\.....\part1_nativelink_simulation.rpt
.....\.....\simulation
.....\.....\..........\modelsim
.....\.....\..........\........\modelsim.ini
.....\.....\..........\........\msim_transcript
.....\.....\..........\........\part1.sft
.....\.....\..........\........\part1.vho
.....\.....\..........\........\part1_fast.vho
.....\.....\..........\........\part1_modelsim.xrf
.....\.....\..........\........\part1_run_msim_rtl_vhdl.do
.....\.....\..........\........\part1_vhd.sdo
.....\.....\..........\........\part1_vhd_fast.sdo
.....\.....\..........\........\rtl_work
    

CodeBus www.codebus.net