Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: JK Download
 Description: With reset terminal, set end delay the 15ns CP' s response to the falling edge of the JK flip-flop
 Downloaders recently: [More information of uploader hsdhak]
 To Search:
File list (Check if you may need any files): 
 

JK.asm.rpt
JK.done
JK.fit.rpt
JK.fit.smsg
JK.fit.summary
JK.flow.rpt
JK.map.rpt
JK.map.summary
JK.pin
JK.pof
JK.qpf
JK.qsf
JK.qws
JK.sim.rpt
JK.sof
JK.tan.rpt
JK.tan.summary
JK.vwf
Lori.vhd

CodeBus www.codebus.net