Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Digital-stopwatch Download
 Description: Digital stopwatch, using VHDL description, level design concept, the design task is divided into seven sub-module to provide the interface between each module functions and modules, then the modules together to form a top-level file joint trial.
 Downloaders recently: [More information of uploader 黄玲]
 To Search:
File list (Check if you may need any files):
 

Digital stopwatch.doc
    

CodeBus www.codebus.net