Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ep1c12_29_dds Download
 Description: DDS Design: The procedure is completed in Quartus ii the DDS waveform modulation design using VHDL language
 Downloaders recently: [More information of uploader 无敌县令]
 To Search:
File list (Check if you may need any files):
 

ep1c12_29_dds\cmp_state.ini
.............\db\altsyncram_5a31.tdf
.............\..\dds.asm.qmsg
.............\..\dds.cbx.xml
.............\..\dds.cmp.cdb
.............\..\dds.cmp.hdb
.............\..\dds.cmp.logdb
.............\..\dds.cmp.rdb
.............\..\dds.cmp.tdb
.............\..\dds.cmp0.ddb
.............\..\dds.dbp
.............\..\dds.db_info
.............\..\dds.eco.cdb
.............\..\dds.fit.qmsg
.............\..\dds.hier_info
.............\..\dds.hif
.............\..\dds.map.cdb
.............\..\dds.map.hdb
.............\..\dds.map.logdb
.............\..\dds.map.qmsg
.............\..\dds.pre_map.cdb
.............\..\dds.pre_map.hdb
.............\..\dds.psp
.............\..\dds.pss
.............\..\dds.rtlv.hdb
.............\..\dds.rtlv_sg.cdb
.............\..\dds.rtlv_sg_swap.cdb
.............\..\dds.sgdiff.cdb
.............\..\dds.sgdiff.hdb
.............\..\dds.signalprobe.cdb
.............\..\dds.sld_design_entry.sci
.............\..\dds.sld_design_entry_dsc.sci
.............\..\dds.syn_hier_info
.............\..\dds.tan.qmsg
.............\dds.asm.rpt
.............\dds.bsf
.............\dds.done
.............\dds.fit.eqn
.............\dds.fit.rpt
.............\dds.fit.smsg
.............\dds.fit.summary
.............\dds.flow.rpt
.............\dds.map.eqn
.............\dds.map.rpt
.............\dds.map.summary
.............\dds.pin
.............\dds.pof
.............\dds.qpf
.............\dds.qsf
.............\dds.qws
.............\dds.sof
.............\dds.tan.rpt
.............\dds.tan.summary
.............\dds.vhd
.............\dds_assignment_defaults.qdf
.............\dds_rom.bsf
.............\dds_rom.mif
.............\dds_rom.vhd
.............\dds_rom_inst.vhd
.............\dds_test.bsf
.............\dds_test.vhd
.............\dds_top.bsf
.............\dds_top.vhd
.............\pll.bsf
.............\pll.vhd
.............\pll_inst.vhd
.............\_desktop.ini
.............\db
ep1c12_29_dds
    

CodeBus www.codebus.net