Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: usb Download
 Description: The red hurricane four generations Developer Edition USB operation developed routines, fpga developers should have some help, I share up
 Downloaders recently: [More information of uploader 蓝风]
 To Search:
File list (Check if you may need any files):
 

usb\读FIFO\Apptest\ezusbsys.h
...\......\.......\ReadMe.txt
...\......\.......\Resource.h
...\......\.......\StdAfx.cpp
...\......\.......\StdAfx.h
...\......\.......\Test.aps
...\......\.......\Test.clw
...\......\.......\Test.cpp
...\......\.......\Test.dsp
...\......\.......\Test.dsw
...\......\.......\Test.h
...\......\.......\Test.ncb
...\......\.......\Test.opt
...\......\.......\Test.plg
...\......\.......\Test.rc
...\......\.......\TestDlg.cpp
...\......\.......\TestDlg.h
...\......\.......\res\cursor1.cur
...\......\.......\...\icon5.ico
...\......\.......\...\Test.ico
...\......\.......\...\Test.rc2
...\......\.......\...\Thumbs.db
...\......\.......\...\usb.ico
...\......\.......\Release\StdAfx.obj
...\......\.......\.......\Test.exe
...\......\.......\.......\Test.obj
...\......\.......\.......\Test.res
...\......\.......\.......\TestDlg.obj
...\......\.......\.......\vc60.idb
...\......\rd_fifo\asyn_rd.cdf
...\......\.......\asyn_rd.cr.mti
...\......\.......\asyn_rd.done
...\......\.......\asyn_rd.fit.eqn
...\......\.......\asyn_rd.fit.summary
...\......\.......\asyn_rd.map.eqn
...\......\.......\asyn_rd.map.summary
...\......\.......\asyn_rd.mpf
...\......\.......\asyn_rd.pin
...\......\.......\asyn_rd.pof
...\......\.......\asyn_rd.qpf
...\......\.......\asyn_rd.qsf
...\......\.......\asyn_rd.sim.rpt
...\......\.......\asyn_rd.sof
...\......\.......\asyn_rd.tan.rpt
...\......\.......\asyn_rd.tan.summary
...\......\.......\asyn_rd.vwf
...\......\.......\asyn_rd_assignment_defaults.qdf
...\......\.......\asyn_rd_tb.v
...\......\.......\cmp_state.ini
...\......\.......\sim.cfg
...\......\.......\stp2.stp
...\......\.......\transcript
...\......\.......\vish_stacktrace.vstf
...\......\.......\vsim.wlf
...\......\.......\asyn_rd.dpf
...\......\.......\asyn_rd.fit.smsg
...\......\.......\asyn_rd.jdi
...\......\.......\asyn_rd.v.bak
...\......\.......\asyn_rd.v
...\......\.......\incremental_db\README
...\......\.......\..............\compiled_partitions\asyn_rd.root_partition.map.kpt
...\......\.......\work\_info
...\......\.......\....\asyn_rd_tb\verilog.asm
...\......\.......\....\..........\_primary.dat
...\......\.......\....\..........\_primary.vhd
...\......\.......\....\.......\verilog.asm
...\......\.......\....\.......\_primary.dat
...\......\.......\....\.......\_primary.vhd
...\......\.......\asyn_rd.map.rpt
...\......\.......\asyn_rd.fit.rpt
...\......\.......\asyn_rd.asm.rpt
...\......\.......\asyn_rd.sta.summary
...\......\.......\asyn_rd.sta.rpt
...\......\.......\asyn_rd.flow.rpt
...\......\.......\asyn_rd.qws
...\写FIFO\wr_fifo\wr_fifo.qpf
...\......\.......\wr_fifo.qsf
...\......\.......\wr_fifo.v.bak
...\......\.......\wr_fifo.v
...\......\.......\wr_fifo.map.summary
...\......\.......\wr_fifo.done
...\......\.......\wr_fifo.pin
...\......\.......\wr_fifo.fit.smsg
...\......\.......\wr_fifo.fit.summary
...\......\.......\wr_fifo.sof
...\......\.......\wr_fifo.dpf
...\......\.......\incremental_db\README
...\......\.......\..............\compiled_partitions\wr_fifo.root_partition.map.kpt
...\......\.......\..............\...................\wr_fifo.root_partition.map.atm
...\......\.......\..............\...................\wr_fifo.root_partition.map.hdbx
...\......\.......\..............\...................\wr_fifo.root_partition.cmp.rcf
...\......\.......\..............\...................\wr_fifo.root_partition.cmp.hdbx
...\......\.......\..............\...................\wr_fifo.root_partition.cmp.atm
...\......\.......\..............\...................\wr_fifo.root_partition.cmp.logdb
...\......\.......\..............\...................\wr_fifo.root_partition.cmp.kpt
...\......\.......\..............\...................\wr_fifo.root_partition.map.dpi
...\......\.......\..............\...................\wr_fifo.root_partition.cmp.dfp
...\......\.......\wr_fifo.map.rpt
...\......\.......\wr_fifo.fit.rpt
...\......\.......\wr_fifo.asm.rpt
    

CodeBus www.codebus.net