Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: xu-lie-jiance-qi Download
 Description: Sequence detector can be used to detect one or more sets of binary code pulse train signal sequence detector for receipt of a serial binary code, the same pre-set code in the code and detector, output 1, otherwise output 0. The key to this detection is that the correct code must be received is continuous, which requires the detector must remember the time before the correct code and the correct sequence, until every one yards received continuous detection and preset number of the corresponding code is the same. The detection process, any one does not equal will return to the initial state to begin testing. The work of the state machine is run under the control signal in accordance with the state of pre-set order. This experiment is to ask when the detector receives a set of binary code, if the same pre-set code in the code and detector, the output 1, otherwise output 0. Exactly we can use the state machine to control.
 Downloaders recently: [More information of uploader beida_fuzhong]
 To Search:
File list (Check if you may need any files):
序列检测器.doc
    

CodeBus www.codebus.net