Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Trigger Download
 Description: Various triggers VHDL source code program in quartus-ii7.2 version of the test is passed, the document includes a D flip-flop, JK flip-flop, RS flip-flop, T flip-flop.
 Downloaders recently: [More information of uploader powell8]
 To Search:
File list (Check if you may need any files):
Trigger\D\D.asm.rpt
.......\.\D.done
.......\.\D.fit.rpt
.......\.\D.fit.smsg
.......\.\D.fit.summary
.......\.\D.flow.rpt
.......\.\D.map.rpt
.......\.\D.map.summary
.......\.\D.pin
.......\.\D.pof
.......\.\D.qpf
.......\.\D.qsf
.......\.\D.qws
.......\.\D.sim.rpt
.......\.\D.sof
.......\.\D.tan.rpt
.......\.\D.tan.summary
.......\.\D.vhd
.......\.\D.vhd.bak
.......\.\D.vwf
.......\.\db\D.asm.qmsg
.......\.\..\D.asm_labs.ddb
.......\.\..\D.cbx.xml
.......\.\..\D.cmp.bpm
.......\.\..\D.cmp.cdb
.......\.\..\D.cmp.ecobp
.......\.\..\D.cmp.hdb
.......\.\..\D.cmp.logdb
.......\.\..\D.cmp.rdb
.......\.\..\D.cmp.tdb
.......\.\..\D.cmp0.ddb
.......\.\..\D.cmp2.ddb
.......\.\..\D.cmp_bb.cdb
.......\.\..\D.cmp_bb.hdb
.......\.\..\D.cmp_bb.logdb
.......\.\..\D.cmp_bb.rcf
.......\.\..\D.dbp
.......\.\..\D.db_info
.......\.\..\D.eco.cdb
.......\.\..\D.eds_overflow
.......\.\..\D.fit.qmsg
.......\.\..\D.fnsim.cdb
.......\.\..\D.fnsim.hdb
.......\.\..\D.fnsim.qmsg
.......\.\..\D.hier_info
.......\.\..\D.hif
.......\.\..\D.map.bpm
.......\.\..\D.map.cdb
.......\.\..\D.map.ecobp
.......\.\..\D.map.hdb
.......\.\..\D.map.logdb
.......\.\..\D.map.qmsg
.......\.\..\D.map_bb.cdb
.......\.\..\D.map_bb.hdb
.......\.\..\D.map_bb.logdb
.......\.\..\D.pre_map.cdb
.......\.\..\D.pre_map.hdb
.......\.\..\D.psp
.......\.\..\D.pss
.......\.\..\D.rtlv.hdb
.......\.\..\D.rtlv_sg.cdb
.......\.\..\D.rtlv_sg_swap.cdb
.......\.\..\D.sgdiff.cdb
.......\.\..\D.sgdiff.hdb
.......\.\..\D.signalprobe.cdb
.......\.\..\D.sim.cvwf
.......\.\..\D.sim.hdb
.......\.\..\D.sim.qmsg
.......\.\..\D.sim.rdb
.......\.\..\D.simfam
.......\.\..\D.sld_design_entry.sci
.......\.\..\D.sld_design_entry_dsc.sci
.......\.\..\D.syn_hier_info
.......\.\..\D.tan.qmsg
.......\.\..\D.tis_db_list.ddb
.......\.\..\prev_cmp_D.asm.qmsg
.......\.\..\prev_cmp_D.fit.qmsg
.......\.\..\prev_cmp_D.map.qmsg
.......\.\..\prev_cmp_D.qmsg
.......\.\..\prev_cmp_D.sim.qmsg
.......\.\..\prev_cmp_D.tan.qmsg
.......\.\..\wed.wsf
.......\JK\db\JK.asm.qmsg
.......\..\..\JK.asm_labs.ddb
.......\..\..\JK.cbx.xml
.......\..\..\JK.cmp.bpm
.......\..\..\JK.cmp.cdb
.......\..\..\JK.cmp.ecobp
.......\..\..\JK.cmp.hdb
.......\..\..\JK.cmp.logdb
.......\..\..\JK.cmp.rdb
.......\..\..\JK.cmp.tdb
.......\..\..\JK.cmp0.ddb
.......\..\..\JK.cmp2.ddb
.......\..\..\JK.cmp_bb.cdb
.......\..\..\JK.cmp_bb.hdb
.......\..\..\JK.cmp_bb.logdb
.......\..\..\JK.cmp_bb.rcf
.......\..\..\JK.dbp
.......\..\..\JK.db_info
    

CodeBus www.codebus.net