Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Example_CSA_TX8SW_20xx62 Download
 Description: PSOC MCu Uart DEMO program test ok
 To Search:
File list (Check if you may need any files):
Example_CSA_TX8SW_20xx62\001-54573
........................\.........\Example_CSA_TX8SW_20xx6
........................\.........\.......................\Example_CSA_TX8SW_20xx6
........................\.........\.......................\.......................\backup
........................\.........\.......................\.......................\boot.asm
........................\.........\.......................\.......................\boot.tpl
........................\.........\.......................\.......................\BuildMsg.txt
........................\.........\.......................\.......................\Example_CSA_TX8SW_20xx6.soc
........................\.........\.......................\.......................\flashsecurity.txt
........................\.........\.......................\.......................\lib
........................\.........\.......................\.......................\...\obj
........................\.........\.......................\.......................\linkfile
........................\.........\.......................\.......................\main.c
........................\.........\.......................\.......................\memory.inc
........................\.........\.......................\.......................\mkdep
........................\.........\.......................\.......................\obj
........................\.........\.......................\.......................\...\boot.lis
........................\.........\.......................\.......................\...\boot.lst
........................\.........\.......................\.......................\...\boot.o
........................\.........\.......................\.......................\...\boot.obj
........................\.........\.......................\.......................\...\boot.rlf
........................\.........\.......................\.......................\...\main.lis
........................\.........\.......................\.......................\...\main.o
........................\.........\.......................\.......................\...\main.p1
........................\.........\.......................\.......................\...\main.pre
........................\.........\.......................\.......................\opts.txt
........................\.........\.......................\.......................\output
........................\.........\.......................\.......................\project.dep
........................\.........\.......................\.......................\project.dep.bak
........................\.........\.......................\.......................\project.mk
........................\.........\.......................\.......................\project.mk.bak
........................\.........\.......................\.......................\PSocConfig.xml
........................\.........\.......................\.......................\std
........................\.........\.......................\.......................\...\obj
........................\.........\.......................\Example_CSA_TX8SW_20xx6.app
........................\.........\.......................\Example_CSA_TX8SW_20xx6.cmx
........................\.........\.......................\Example_CSA_TX8SW_20xx6.hex
........................\.........\.......................\Example_CSA_TX8SW_20xx6.pep
........................\.........\.......................\Templates
........................\.........\.......................\VarOffset.xml
Example_CSA_TX8SW_20xx62
    

CodeBus www.codebus.net