Description: Description Tiny64
A 64-Bit RISC CPU with minial resource usage. Every opcode is executed in 2 clock cycles.
The word size is configurable via XLEN from 32 up to the FPGA limit. The assembler supports also
differnet word sizes.
Due simplicity TinyX supports no interrupts, cache, MMU, FPU.
Interrupts may supported in the future.
To Search:
File list (Check if you may need any files):
7941932tiny64_latest.tar
Download