Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ISE-chuankou Download
 Description: FPGA-based serial communication program using VHDL language, compiled with ISE platform, ready to correct and serial debugging aides and PC communication!
 Downloaders recently: [More information of uploader cheungzhang]
 To Search:
File list (Check if you may need any files):
uart\uart\baud_rate.vhd
....\....\cmp_state.ini
....\....\CNT256.bsf
....\....\CNT256.vhd
....\....\ctrl_uart.bsf
....\....\ctrl_uart.vhd
....\....\db\altsyncram_67l1.tdf
....\....\..\altsyncram_bmf1.tdf
....\....\..\altsyncram_cas.tdf
....\....\..\altsyncram_m0a2.tdf
....\....\..\altsyncram_nf31.tdf
....\....\..\altsyncram_vf31.tdf
....\....\..\a_dpfifo_3rr.tdf
....\....\..\a_dpfifo_t651.tdf
....\....\..\a_dpfifo_vqr.tdf
....\....\..\cntr_bc7.tdf
....\....\..\cntr_cc7.tdf
....\....\..\cntr_hjb.tdf
....\....\..\cntr_ijb.tdf
....\....\..\cntr_sd8.tdf
....\....\..\cntr_td8.tdf
....\....\..\cntr_ud8.tdf
....\....\..\cntr_uj7.tdf
....\....\..\decode_9ie.tdf
....\....\..\scfifo_m051.tdf
....\....\..\scfifo_okr.tdf
....\....\..\scfifo_skr.tdf
....\....\..\uart.smp_dump.txt
....\....\..\uart_test.asm.qmsg
....\....\..\uart_test.asm_labs.ddb
....\....\..\uart_test.cbx.xml
....\....\..\uart_test.cmp.cdb
....\....\..\uart_test.cmp.hdb
....\....\..\uart_test.cmp.logdb
....\....\..\uart_test.cmp.rdb
....\....\..\uart_test.cmp.tdb
....\....\..\uart_test.cmp0.ddb
....\....\..\uart_test.dbp
....\....\..\uart_test.db_info
....\....\..\uart_test.eco.cdb
....\....\..\uart_test.fit.qmsg
....\....\..\uart_test.hier_info
....\....\..\uart_test.hif
....\....\..\uart_test.map.cdb
....\....\..\uart_test.map.hdb
....\....\..\uart_test.map.logdb
....\....\..\uart_test.map.qmsg
....\....\..\uart_test.pre_map.cdb
....\....\..\uart_test.pre_map.hdb
....\....\..\uart_test.psp
....\....\..\uart_test.pss
....\....\..\uart_test.rtlv.hdb
....\....\..\uart_test.rtlv_sg.cdb
....\....\..\uart_test.rtlv_sg_swap.cdb
....\....\..\uart_test.sgdiff.cdb
....\....\..\uart_test.sgdiff.hdb
....\....\..\uart_test.signalprobe.cdb
....\....\..\uart_test.sld_design_entry.sci
....\....\..\uart_test.sld_design_entry_dsc.sci
....\....\..\uart_test.syn_hier_info
....\....\..\uart_test.tan.qmsg
....\....\..\uart_testb.cbx.xml
....\....\..\uart_testb.cmp.rdb
....\....\..\uart_testb.db_info
....\....\..\uart_testb.eco.cdb
....\....\..\uart_testb.hif
....\....\..\uart_testb.map.hdb
....\....\..\uart_testb.map.qmsg
....\....\..\uart_testb.sld_design_entry.sci
....\....\..\uart_testb.sld_design_entry_dsc.sci
....\....\..\uart_testb_cmp.qrpt
....\....\..\uart_test_cmp.qrpt
....\....\fifo1.bsf
....\....\fifo1.cmp
....\....\fifo1.inc
....\....\fifo1.vhd
....\....\fifo1_wave0.jpg
....\....\fifo1_waveforms.html
....\....\filter.vhd
....\....\isme\uart_test.gui.talkback.xml
....\....\....\uart_testb.map.talkback.xml
....\....\parity_verifier.vhd
....\....\receiver.vhd
....\....\sinva.bsf
....\....\sinva.cmp
....\....\sinva.inc
....\....\sinva.vhd
....\....\top.bdf
....\....\transmitter.vhd
....\....\uart.bsf
....\....\uart.qpf
....\....\uart.qws
....\....\uart.vhd
....\....\uart_ctrl.bsf
....\....\uart_ctrl.vhd
....\....\uart_package.vhd
....\....\uart_test.asm.rpt
....\....\uart_test.bsf
....\....\uart_test.cdf
....\....\uart_test.done
    

CodeBus www.codebus.net