Description: This a synchronous FPGA complete code is written in Verilog, including frequency, clock, clock extraction module and the top-level file, do the modulation and demodulation of a friend can see.
To Search:
File list (Check if you may need any files):
位同步\fenpin.txt
......\shizhong.txt
......\tiqu.txt
......\zhengti.txt
......\zuhe.txt
位同步
Download