Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: con_inr Download
 Description: to implent a convolution-interleaver ,the paramater can change
 Downloaders recently: [More information of uploader duoniandxibei]
 To Search:
File list (Check if you may need any files): 
con_inter.mat
con_interleaver.mdl

CodeBus www.codebus.net