Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: decoder Download
 Description: Design of remote control receiving and decoding circuit. The circuit receives the serial encoded data, decoding the output data. Circuit receives the serial data format:4 bit code"1010",4 bits of data ( high byte first),1odd parity code ( on the first 8bit data check ). Decoding circuit detects parity bit is correct, the output data and a clock cycle data valid pulse. If the parity bit error, no output data, or output data valid pulse. Draw a state diagram, mark each state transition and output
 Downloaders recently: [More information of uploader 670437528]
 To Search:
File list (Check if you may need any files):
decoder.doc
    

CodeBus www.codebus.net