Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: lesson3-2 Download
 Description: With a wire connected between P3.2 and GND, so P3.2 is low. Then enter the interrupt Is the first diode flash, then the program continues It is not the same with the trigger level. Summary: The use of a level-triggered mode, the external interrupt request flip-flop state with the CPU in each machine cycle to the external Interrupt input line level changes, which can improve the CPU interrupt request to the external interrupt response time. When the External interrupt source is set to level-triggered mode, the interrupt service routine returns, the external interrupt request Input must be invalid (both high) or the CPU returns to the main program after the interrupt again. (That is the main program is not running) Therefore, the level triggered mode is suitable for low-level input and external interrupt to the interrupt service routine to clear the external interrupt request source. The use of a transition edge trigger, the external interrupt request flip-flop to latch
 Downloaders recently: [More information of uploader vgehpu]
 To Search:
File list (Check if you may need any files):
lesson3-2.c
    

CodeBus www.codebus.net