Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FFT-FPGA Download
 Description: Written in the FPGA VHDL fast Fourier transform process is completed, after the training for entry-hand.
 Downloaders recently: [More information of uploader yuji19890318]
 To Search:
File list (Check if you may need any files):
快速傅立叶变换(FFT)的FPGA实现\rdresult\addr_gen.bsf
...............................\........\addr_gen.v
...............................\........\addr_gen.v.bak
...............................\........\bfproc.bsf
...............................\........\bfproc.v
...............................\........\bfproc.v.bak
...............................\........\Block1.bdf
...............................\........\ccmul.bsf
...............................\........\ccmul.v
...............................\........\choosedata.bsf
...............................\........\choosedata.v
...............................\........\cmp_state.ini
...............................\........\cms.hex
...............................\........\cms.ver
...............................\........\cos.hex
...............................\........\cos.ver
...............................\........\cps.hex
...............................\........\cps.ver
...............................\........\data_imag_in.hex
...............................\........\data_imag_in.ver
...............................\........\data_real.hex
...............................\........\data_real_in.hex
...............................\........\data_real_in.ver
...............................\........\.b\add_sub_hle.tdf
...............................\........\..\add_sub_jke.tdf
...............................\........\..\add_sub_kle.tdf
...............................\........\..\altsyncram_0v71.tdf
...............................\........\..\altsyncram_pr92.tdf
...............................\........\..\cntr_3df.tdf
...............................\........\..\mult_5hm.tdf
...............................\........\..\prev_cmp_rdresult.asm.qmsg
...............................\........\..\prev_cmp_rdresult.fit.qmsg
...............................\........\..\prev_cmp_rdresult.map.qmsg
...............................\........\..\prev_cmp_rdresult.qmsg
...............................\........\..\prev_cmp_rdresult.tan.qmsg
...............................\........\..\rdresult.asm.qmsg
...............................\........\..\rdresult.cbx.xml
...............................\........\..\rdresult.cmp.rdb
...............................\........\..\rdresult.dbp
...............................\........\..\rdresult.db_info
...............................\........\..\rdresult.eco.cdb
...............................\........\..\rdresult.fit.qmsg
...............................\........\..\rdresult.hier_info
...............................\........\..\rdresult.hif
...............................\........\..\rdresult.map.hdb
...............................\........\..\rdresult.map.qmsg
...............................\........\..\rdresult.pre_map.hdb
...............................\........\..\rdresult.psp
...............................\........\..\rdresult.pss
...............................\........\..\rdresult.rpp.qmsg
...............................\........\..\rdresult.rtlv.hdb
...............................\........\..\rdresult.rtlv_sg.cdb
...............................\........\..\rdresult.rtlv_sg_swap.cdb
...............................\........\..\rdresult.sgate.rvd
...............................\........\..\rdresult.sgate_sm.rvd
...............................\........\..\rdresult.sgdiff.cdb
...............................\........\..\rdresult.sgdiff.hdb
...............................\........\..\rdresult.sld_design_entry.sci
...............................\........\..\rdresult.sld_design_entry_dsc.sci
...............................\........\..\rdresult.syn_hier_info
...............................\........\..\rdresult.tan.qmsg
...............................\........\..\rdresult.tis_db_list.ddb
...............................\........\..\shift_taps_8am.tdf
...............................\........\genarate.m
...............................\........\imag_output_ver.txt
...............................\........\judgeflowfsm.v
...............................\........\matlab.m
...............................\........\ramab.bsf
...............................\........\ramab.v
............

CodeBus www.codebus.net