Description: single-port RAM in write-first mode.
module raminfr (clk, we, en, addr, di, do)
input clk
input we
input en
input [4:0] addr
input [3:0] di
output [3:0] do
reg [3:0] RAM [31:0]
reg [4:0] read_addr
always @(posedge clk)
begin
if (en) begin
if (we)
RAM[addr] <= di
read_addr <= addr
end
end
assign do = RAM[read_addr]
endmodule
To Search:
File list (Check if you may need any files):
New Microsoft Office Word Document (2).docx
New Microsoft Office Word Document.docx
codes.txt
New Text Document.txt
Download