Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: siluqiangdaqi Download
 Description: VHDL programming by a 4 quiz participants answer in timer, when a participant first press the answer in the switch, the corresponding display lights and accompanied by sound, then Responder no longer accept other input signals. Time control circuit has functions to answer questions. Required to answer questions in less than equal to 100s (shown as 0 to 99), with the countdown time display mode. When the time limit is reached, audible as a warning.
 To Search:
File list (Check if you may need any files):
siluqiangdaqi.doc
    

CodeBus www.codebus.net