Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: poc Download
 Description: The purpose of this project is to design and simulate a parallel output controller (POC) which acts an interface between system bus and printer. The Altera’s Maxplus II EDA tool is recommended and provided for simulation.
 Downloaders recently: [More information of uploader cmf891027]
 To Search:
File list (Check if you may need any files):
poc
...\all.bdf
...\all.vwf
...\db
...\..\poc.asm.qmsg
...\..\poc.asm_labs.ddb
...\..\poc.cbx.xml
...\..\poc.cmp.bpm
...\..\poc.cmp.cdb
...\..\poc.cmp.ecobp
...\..\poc.cmp.hdb
...\..\poc.cmp.kpt
...\..\poc.cmp.logdb
...\..\poc.cmp.rdb
...\..\poc.cmp.tdb
...\..\poc.cmp0.ddb
...\..\poc.cmp_merge.kpt
...\..\poc.db_info
...\..\poc.eco.cdb
...\..\poc.eds_overflow
...\..\poc.fit.qmsg
...\..\poc.hier_info
...\..\poc.hif
...\..\poc.lpc.html
...\..\poc.lpc.rdb
...\..\poc.lpc.txt
...\..\poc.map.bpm
...\..\poc.map.cdb
...\..\poc.map.ecobp
...\..\poc.map.hdb
...\..\poc.map.kpt
...\..\poc.map.logdb
...\..\poc.map.qmsg
...\..\poc.map_bb.cdb
...\..\poc.map_bb.hdb
...\..\poc.map_bb.logdb
...\..\poc.pre_map.cdb
...\..\poc.pre_map.hdb
...\..\poc.rtlv.hdb
...\..\poc.rtlv_sg.cdb
...\..\poc.rtlv_sg_swap.cdb
...\..\poc.sgdiff.cdb
...\..\poc.sgdiff.hdb
...\..\poc.sim.cvwf
...\..\poc.sim.hdb
...\..\poc.sim.qmsg
...\..\poc.sim.rdb
...\..\poc.sld_design_entry.sci
...\..\poc.sld_design_entry_dsc.sci
...\..\poc.syn_hier_info
...\..\poc.tan.qmsg
...\..\poc.tis_db_list.ddb
...\..\poc.tmw_info
...\..\poc_global_asgn_op.abo
...\..\prev_cmp_poc.asm.qmsg
...\..\prev_cmp_poc.fit.qmsg
...\..\prev_cmp_poc.map.qmsg
...\..\prev_cmp_poc.qmsg
...\..\prev_cmp_poc.sim.qmsg
...\..\prev_cmp_poc.tan.qmsg
...\..\wed.wsf
...\final.bsf
...\incremental_db
...\..............\compiled_partitions
...\..............\...................\poc.root_partition.cmp.atm
...\..............\...................\poc.root_partition.cmp.dfp
...\..............\...................\poc.root_partition.cmp.hdbx
...\..............\...................\poc.root_partition.cmp.kpt
...\..............\...................\poc.root_partition.cmp.logdb
...\..............\...................\poc.root_partition.cmp.rcf
...\..............\...................\poc.root_partition.map.atm
...\..............\...................\poc.root_partition.map.dpi
...\..............\...................\poc.root_partition.map.hdbx
...\..............\...................\poc.root_partition.map.kpt
...\..............\README
...\poc.asm.rpt
...\poc.bsf
...\poc.done
...\poc.fit.rpt
...\poc.fit.smsg
...\poc.fit.summary
...\poc.flow.rpt
...\poc.map.rpt
...\poc.map.summary
...\poc.pin
...\poc.pof
...\poc.qpf
...\poc.qsf
...\poc.sim.rpt
...\poc.sof
...\poc.tan.rpt
...\poc.tan.summary
...\poc.vhd
...\poc.vhd.bak
...\poc_assignment_defaults.qdf
...\PRINT.bsf
...\printer.bdf
...\printer.bsf
    

CodeBus www.codebus.net