Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dianzishizhong Download
 Description: Good design of digital electronic clock, minute and second display, there are procedures
 Downloaders recently: [More information of uploader 1017627400]
 To Search:
File list (Check if you may need any files):
数字电子钟的设计\keil程序设计\STARTUP.A51
................\............\STARTUP.LST
................\............\STARTUP.OBJ
................\............\数字电子钟的设计.c
................\............\数字电子钟的设计.hex
................\............\数字电子钟的设计.lnp
................\............\数字电子钟的设计.LST
................\............\数字电子钟的设计.M51
................\............\数字电子钟的设计.plg
................\............\数字电子钟的设计.uvopt
................\............\数字电子钟的设计.uvproj
................\............\数字电子钟的设计_uvopt.bak
................\............\数字电子钟的设计_uvproj.bak
................\............\数字电子钟的设计.OBJ
................\............\数字电子钟的设计
................\仿真图\仿真图电路.PWI
................\......\Last Loaded 仿真图电路.DBK
................\......\仿真图电路.DSN
................\keil程序设计
................\仿真图
数字电子钟的设计
    

CodeBus www.codebus.net