Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Interactive-state-machine Download
 Description: Interactive state machine modeling, interactive state machine can be used to communicate through the public register statements describe independent always. Shows the state diagram of two interacting processes, TX is a transmitter, MP is a microprocessor. If the process TX is not busy, the process of MP will be placed in the data to be transmitted on the data bus, and then send a signal to process TX L oad TX, notify the load data and begin sending data. TX during the data transfer process set TXB usy that it is busy, the process of MP can not receive any further data.
 Downloaders recently: [More information of uploader xuxiang-1985]
 To Search:
File list (Check if you may need any files):
新建文件夹\m o d u l e Interacting.doc
新建文件夹
    

CodeBus www.codebus.net