Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Verilog Download
 Description: QuartusII compilation and simulation of warning analysis, design example, verilog in the difference between reg and wire type.
 Downloaders recently: [More information of uploader lonerzf]
 To Search:
File list (Check if you may need any files): 
QuartusII编译与仿真之warning解析.wps
verilog中reg和wire类型的区别.doc
设计示例.ppt

CodeBus www.codebus.net