Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: LANE0REGISTER Download
 Description: The purpose of the Lane register is to get the TLPs or DLLPs from the Byte Striping Logic and to store the obtained data in the internal registers and then send the data to the scrambler and then get the Bit-by-Bit scrambled data from the Scrambler and also to store the Scrambled data and send the data after obtaining one byte.
 To Search:
File list (Check if you may need any files):
LANE0REGISTER.VHD
    

CodeBus www.codebus.net