Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sdram_ok Download
 Description: sdram+ FPGA sdram+ FPGA sdram+ FPGA
 Downloaders recently: [More information of uploader cui7813]
 To Search:
File list (Check if you may need any files):
sdram_ok\conclusion.pdf
........\HOW TO USE SDRAM.pdf
........\sdram_all\db\altsyncram_0qe1.tdf
........\.........\..\altsyncram_2361.tdf
........\.........\..\altsyncram_e9a2.tdf
........\.........\..\altsyncram_fk72.tdf
........\.........\..\cntr_vui.tdf
........\.........\..\prev_cmp_top.map.qmsg
........\.........\..\top.ae.hdb
........\.........\..\top.cbx.xml
........\.........\..\top.cmp.rdb
........\.........\..\top.db_info
........\.........\..\top.eco.cdb
........\.........\..\top.hier_info
........\.........\..\top.hif
........\.........\..\top.lpc.html
........\.........\..\top.lpc.rdb
........\.........\..\top.lpc.txt
........\.........\..\top.map.qmsg
........\.........\..\top.pre_map.cdb
........\.........\..\top.pre_map.hdb
........\.........\..\top.rpp.qmsg
........\.........\..\top.rtlv.hdb
........\.........\..\top.rtlv_sg.cdb
........\.........\..\top.rtlv_sg_swap.cdb
........\.........\..\top.sgate.rvd
........\.........\..\top.sgate_sm.rvd
........\.........\..\top.sld_design_entry.sci
........\.........\..\top.sld_design_entry_dsc.sci
........\.........\db
........\.........\.elay_reset\counter.bsf
........\.........\...........\counter.v
........\.........\...........\reset.bdf
........\.........\...........\reset.bsf
........\.........\delay_reset
........\.........\incremental_db\compiled_partitions
........\.........\..............\README
........\.........\incremental_db
........\.........\pic\init1.jpg
........\.........\...\init2.jpg
........\.........\...\read_burst.jpg
........\.........\...\refresh_req_ack.jpg
........\.........\...\Thumbs.db
........\.........\...\write_burst.jpg
........\.........\pic
........\.........\.ll\pll_50.bsf
........\.........\...\pll_50.cmp
........\.........\...\pll_50.inc
........\.........\...\pll_50.ppf
........\.........\...\pll_50.v
........\.........\...\pll_50_bb.v
........\.........\...\pll_50_inst.v
........\.........\...\pll_50_wave0.jpg
........\.........\...\pll_50_waveforms.html
........\.........\pll
........\.........\source_sdram\init_fsm.v
........\.........\............\main_fsm.v
........\.........\............\refresh.v
........\.........\............\sdram_top.bsf
........\.........\............\sdram_top.v
........\.........\............\sdr_par.v
........\.........\............\sdr_sig.v
........\.........\source_sdram
........\.........\.......user\ram512.bsf
........\.........\...........\ram512.hex
........\.........\...........\ram512.mif
........\.........\...........\ram512.v
........\.........\...........\rom256.bsf
........\.........\...........\rom256.v
........\.........\...........\rom_value.hex
........\.........\...........\rom_value.mif
........\.........\...........\user_interface.bsf
........\.........\...........\user_interface.v
........\.........\...........\user_interface.v.bak
........\.........\source_user
........\.........\testbench\singal.do
........\.........\.........\singal.do.bak
........\.........\.........\testbench.v
........\.........\.........\testbench.v.bak
........\.........\testbench
........\.........\top.asm.rpt
........\.........\top.bdf
........\.........\top.done
........\.........\top.dpf
........\.........\top.eda.rpt
........\.........\top.fit.rpt
........\.........\top.fit.smsg
........\.........\top.fit.summary
........\.........\top.flow.rpt
........\.........\top.jdi
........\.........\top.map.rpt
........\.........\top.map.summary
........\.........\top.pin
........\.........\top.pof
........\.........\top.qpf
........\.........\top.qsf
........\.........\top.qws
........\.........\top.sof
........\.........\top.stp
........\.........\top.tan.rpt
    

CodeBus www.codebus.net