VGA IP Core设计与实现\VGA IP Core\appendix_1.jpg
.....................\...........\appendix_2.jpg
.....................\...........\appendix_3.jpg
.....................\...........\appendix_4.jpg
.....................\...........\appendix_5.jpg
.....................\...........\ascii_table.jpg
.....................\...........\ctan_lion.jpg
.....................\...........\ctrl_vga.jpg
.....................\...........\dis_std.jpg
.....................\...........\hsync_vsync.jpg
.....................\...........\pctolcd.jpg
.....................\...........\uart.jpg
.....................\...........\VGA IP Core.aux
.....................\...........\VGA IP Core.dvi
.....................\...........\VGA IP Core.log
.....................\...........\vga ip core.out
.....................\...........\vga ip core.out.bak
.....................\...........\VGA IP Core.pdf
.....................\...........\VGA IP Core.synctex.gz
.....................\...........\VGA IP Core.tex
.....................\...........\VGA IP Core.toc
.....................\...........\vga_h_v.jpg
.....................\...........\VGA_in.jpg
.....................\...........\VGA_out.jpg
.....................\...........\VGA_pin.jpg
.....................\...........\vga_pin_vol.jpg
.....................\VGA IP Core.pdf
.....................\说明.txt
.....................\VGA IP Core
VGA IP Core设计与实现