Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: test Download
 Description: this another program for automachine
 Downloaders recently: [More information of uploader 2271272316]
 To Search:
File list (Check if you may need any files):
test\auto.v
....\automa.v
....\automachine.ldo
....\automachine.prj
....\automachine.sdc
....\automachine.srr
....\automachine.v
....\automachine_compile.tcl
....\automachine_map.tcl
....\automachine_summary.html
....\automake.log
....\automa_v.fdo
....\automa_v.udo
....\auto_v.fdo
....\auto_v.udo
....\stdout.log
....\.yntmp\automachine.msg
....\test.dhp
....\test.ise
....\test.ise_ISE_Backup
....\transcript
....\vish_stacktrace.vstf
....\vsim.wlf
....\work\automachine\verilog.asm
....\....\...........\_primary.dat
....\....\...........\_primary.vhd
....\....\...._v\verilog.asm
....\....\......\_primary.dat
....\....\......\_primary.vhd
....\....\glbl\verilog.asm
....\....\....\_primary.dat
....\....\....\_primary.vhd
....\....\_info
....\__projnav\automachine.ise_created
....\.........\createTF.err
....\.........\ednTOngd_tcl.rsp
....\.........\sumrpt_tcl.rsp
....\.........\test.gfl
....\.........\__synProj.rsp
....\__projnav.log
....\work\automachine
....\....\auto_v
....\....\glbl
....\syntmp
....\work
....\_xmsgs
....\__projnav
test
    

CodeBus www.codebus.net