Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: rk Download
 Description: this code is Universal Asynchronous Transreciver this project is IEEE 2008 standard this project is done by my personal and i had verilog code.
 To Search:
File list (Check if you may need any files):
rk\.lso
..\aaaa.ant
..\aaaa.jhd
..\aaaa.tbw
..\aaaa.vhw
..\aaaa.xwv
..\aaaa.xwv_bak
..\aaaa_beh.prj
..\aaaa_bencher.prj
..\aaaa_isim_beh.exe
..\aaaa_isim_beh.wfs
..\andgate.vhd
..\asdf.ant
..\asdf.jhd
..\asdf.tbw
..\asdf.xwv
..\asdf.xwv_bak
..\asdf_beh.prj
..\asdf_bencher.prj
..\asdf_isim_beh.exe
..\asdf_isim_beh.wfs
..\asf.ant
..\asf.jhd
..\asf.tbw
..\asf.xwv
..\asf.xwv_bak
..\asff.ant
..\asff.jhd
..\asff.tbw
..\asff.xwv
..\asff.xwv_bak
..\asff_beh.prj
..\asff_bencher.prj
..\asff_isim_beh.exe
..\asff_isim_beh.wfs
..\asfifo.cmd_log
..\asfifo.lso
..\asfifo.ngc
..\asfifo.ngr
..\asfifo.prj
..\asfifo.stx
..\asfifo.syr
..\asfifo.vhd
..\asfifo.xst
..\asfifo1.vhd
..\asfifo_bencher.prj
..\asfifo_summary.html
..\asfifo_vhdl.prj
..\asf_beh.prj
..\asf_bencher.prj
..\asf_isim_beh.exe
..\asf_isim_beh.wfs
..\baudra.ant
..\baudra.jhd
..\baudra.tbw
..\baudra.xwv
..\baudra.xwv_bak
..\baudrate.cmd_log
..\baudrate.lso
..\baudrate.ngc
..\baudrate.ngr
..\baudrate.prj
..\baudrate.stx
..\baudrate.syr
..\baudrate.vhd
..\baudrate.xst
..\baudratea.vhd
..\baudrateb.vhd
..\baudratec.vhd
..\baudrate_summary.html
..\baudrate_vhdl.prj
..\baudra_beh.prj
..\baudra_bencher.prj
..\baudra_isim_beh.exe
..\baudra_isim_beh.wfs
..\baudtbw.xwv
..\baudtbw.xwv_bak
..\baudtbw_bencher.prj
..\br.ant
..\br.jhd
..\br.tbw
..\br.xwv
..\br.xwv_bak
..\br_beh.prj
..\br_isim_beh.exe
..\br_isim_beh.wfs
..\bsai.ant
..\bsai.jhd
..\bsai.tbw
..\bsai.xwv
..\bsai.xwv_bak
..\bsaid.ant
..\bsaid.jhd
..\bsaid.tbw
..\bsaid.xwv
..\bsaid.xwv_bak
..\bsaid_beh.prj
..\bsaid_isim_beh.exe
..\bsaid_isim_beh.wfs
..\bsai_beh.prj
    

CodeBus www.codebus.net