Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: verilog Download
 Description: Introduced a 64-seat word parallel multiplier design. Depending on the operating mode Normal mode operation can be done that 64bit* 64bit multiplication operations, but also to complete the sub-word parallel operation mode, that is, four 16bit* 16bit multiplication operation.
 Downloaders recently: [More information of uploader yuya0924]
 To Search:
File list (Check if you may need any files):
IC课设报告李茜U200714328.doc
    

CodeBus www.codebus.net