Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Max_Plus_II-_tutorial Download
 Description: Max+ plusII (or written Maxplus2, or MP2) is Altera' s third generation introduced PLD development system (Altera fourth-generation PLD development system is called: QuartusII, mainly for the design of new devices and large-scale CPLD/FPGA) . using the MAX+ PLUSII designers do not need to master the complexity of the internal structure of the device. Designers can use familiar design tools (such as schematic or hardware description language) to establish the design, MAX+ PLUSII automatically turn these designs into the final desired format. The design speed is very fast. Maxplus2 is recognized as the most easy to use, the most friendly man-machine interface PLD development software, especially for beginners.
 Downloaders recently: [More information of uploader myf.py]
 To Search: maxplus2 tutorial
File list (Check if you may need any files):
Max_Plus_II 使用说明.doc
    

CodeBus www.codebus.net