Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: hdlc_rs Download
 Description: One kind with a CRC check, send a continuous block of 16 bytes of data 1-15, with Manchester' s hdlc receive procedures in the Altera chip simulation and tested in the actual process
 Downloaders recently: [More information of uploader yk-zhou]
 To Search: hdlc
  • [core] - HDLC core, standalone controller with bu
  • [hdlc] - hdlc program which is used for interproc
File list (Check if you may need any files):
dpram128.vhd
hdlc_rs.VHD
    

CodeBus www.codebus.net