Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: LIP1215CORE_clkdll Download
 Description: Clock DLL Block verilog source code
 Downloaders recently: [More information of uploader joneychen12]
 To Search:
File list (Check if you may need any files):
LIP1215CORE_clkdll\clkdll.vhd
..................\......_1\.untf
..................\........\automake.log
..................\........\clkdll.vhd
..................\........\clkdll_1.dhp
..................\........\clkdll_1.ise
..................\........\clkdll_1.ise_ISE_Backup
..................\........\dll_clock.bld
..................\........\dll_clock.cel
..................\........\dll_clock.cmd_log
..................\........\dll_clock.lso
..................\........\dll_clock.mrp
..................\........\dll_clock.nc1
..................\........\dll_clock.ncd
..................\........\dll_clock.ngc
..................\........\dll_clock.ngd
..................\........\dll_clock.ngm
..................\........\dll_clock.ngr
..................\........\dll_clock.pad
..................\........\dll_clock.pad_txt
..................\........\dll_clock.par
..................\........\dll_clock.pcf
..................\........\dll_clock.placed_ncd_tracker
..................\........\dll_clock.prj
..................\........\dll_clock.routed_ncd_tracker
..................\........\dll_clock.stx
..................\........\dll_clock.syr
..................\........\dll_clock.twr
..................\........\dll_clock.twx
..................\........\dll_clock.ucf
..................\........\dll_clock.xpi
..................\........\dll_clock_map.ncd
..................\........\dll_clock_map.ngm
..................\........\dll_clock_pad.csv
..................\........\dll_clock_pad.txt
..................\........\dll_clock_summary.html
..................\........\Project.dhp
..................\........\xst\work\hdllib.ref
..................\........\...\....\hdpdeps.ref
..................\........\...\....\sub00\vhpl00.vho
..................\........\...\....\.....\vhpl01.vho
..................\........\_ngo\netlist.lst
..................\........\._projnav\clkdll_1.gfl
..................\........\.........\clkdll_1_flowplus.gfl
..................\........\.........\dll_clock.xst
..................\........\.........\ednTOngd_tcl.rsp
..................\........\.........\nc1TOncd_tcl.rsp
..................\........\.........\parentCreateTimingConstraintsApp_tcl.rsp
..................\........\.........\runXst_tcl.rsp
..................\........\.........\sumrpt_tcl.rsp
..................\........\__projnav.log
..................\LIP1215CORE  clkdll.doc
..................\Logical Intellectual Properity  Core_1.pdf
..................\clkdll_1\xst\dump.xst\dll_clock.prj\ngx\notopt
..................\........\...\........\.............\...\opt
..................\........\...\........\.............\ngx
..................\........\...\........\dll_clock.prj
..................\........\...\work\sub00
..................\........\...\dump.xst
..................\........\...\work
..................\........\xst
..................\........\_ngo
..................\........\_xmsgs
..................\........\__projnav
..................\clkdll_1
LIP1215CORE_clkdll
    

CodeBus www.codebus.net