Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sdram_hr_hw_4port Download
 Description: This is a four-port SDRAM on a DE2 driver code, very useful!
 Downloaders recently: [More information of uploader hsyong8804]
 To Search:
File list (Check if you may need any files):
sdram_hr_hw_4port\Sdram_Control_4Port\transcript
.................\...................\Sdram_Params.h
.................\SDRAM_HR_HW.qsf.bak
.................\SDRAM_HR_HW.done
.................\SDRAM_HR_HW.dpf
.................\SDRAM_HR_HW.pin
.................\SDRAM_HR_HW.pof
.................\SDRAM_HR_HW.qpf
.................\SDRAM_HR_HW.qsf
.................\SDRAM_HR_HW.qws
.................\SDRAM_HR_HW.asm.rpt
.................\SDRAM_HR_HW.fit.rpt
.................\SDRAM_HR_HW.flow.rpt
.................\SDRAM_HR_HW.map.rpt
.................\SDRAM_HR_HW.tan.rpt
.................\SDRAM_HR_HW.fit.smsg
.................\SDRAM_HR_HW.map.smsg
.................\SDRAM_HR_HW.sof
.................\SDRAM_HR_HW.fit.summary
.................\SDRAM_HR_HW.map.summary
.................\SDRAM_HR_HW.tan.summary
.................\.dram_Control_4Port\command.v
.................\...................\control_interface.v
.................\Reset_Delay.v
.................\Sdram_Control_4Port\Sdram_Control_4Port.v
.................\...................\Sdram_FIFO.v
.................\SDRAM_HR_HW.v
.................\.dram_Control_4Port\Sdram_PLL.v
.................\...................\sdr_data_path.v
.................\.EG7_LUT\SEG7_LUT.v
.................\........\SEG7_LUT_8.v
.................\SEG7_LUT
.................\Sdram_Control_4Port
.................\db
sdram_hr_hw_4port
    

CodeBus www.codebus.net