Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: miaobiao Download
 Description: VHDL implementation with stopwatch functions, including crossover, dynamic display module
 Downloaders recently: [More information of uploader miaoxiaohu]
 To Search:
File list (Check if you may need any files):
div.bsf
div.vhd
div.vhd.bak
div.vwf
miaobiao.asm.rpt
miaobiao.bdf
miaobiao.cdf
miaobiao.done
miaobiao.dpf
miaobiao.fit.rpt
miaobiao.fit.summary
miaobiao.flow.rpt
miaobiao.map.rpt
miaobiao.map.summary
miaobiao.pin
miaobiao.pof
miaobiao.qpf
miaobiao.qsf
miaobiao.qws
miaobiao.sim.rpt
miaobiao.sof
miaobiao.tan.rpt
miaobiao.tan.summary
seltime.bsf
seltime.vhd
seltime.vhd.bak
db\add_sub_8ph.tdf
..\add_sub_klh.tdf
..\add_sub_mlh.tdf
..\add_sub_pnh.tdf
..\miaobiao.asm.qmsg
..\miaobiao.cbx.xml
..\miaobiao.cmp.cdb
..\miaobiao.cmp.hdb
..\miaobiao.cmp.logdb
..\miaobiao.cmp.rdb
..\miaobiao.cmp.tdb
..\miaobiao.cmp0.ddb
..\miaobiao.db_info
..\miaobiao.dbp
..\miaobiao.eds_overflow
..\miaobiao.fit.qmsg
..\miaobiao.hier_info
..\miaobiao.hif
..\miaobiao.map.cdb
..\miaobiao.map.hdb
..\miaobiao.map.logdb
..\miaobiao.map.qmsg
..\miaobiao.pre_map.cdb
..\miaobiao.pre_map.hdb
..\miaobiao.psp
..\miaobiao.pss
..\miaobiao.rtlv.hdb
..\miaobiao.rtlv_sg.cdb
..\miaobiao.rtlv_sg_swap.cdb
..\miaobiao.sgdiff.cdb
..\miaobiao.sgdiff.hdb
..\miaobiao.sim.cvwf
..\miaobiao.sim.hdb
..\miaobiao.sim.qmsg
..\miaobiao.sim.rdb
..\miaobiao.sld_design_entry_dsc.sci
..\miaobiao.sta.qmsg
..\miaobiao.syn_hier_info
..\miaobiao.tan.qmsg
..\miaobiao.tis_db_list.ddb
..\prev_cmp_miaobiao.asm.qmsg
..\prev_cmp_miaobiao.fit.qmsg
..\prev_cmp_miaobiao.map.qmsg
..\prev_cmp_miaobiao.qmsg
..\prev_cmp_miaobiao.sim.qmsg
..\prev_cmp_miaobiao.tan.qmsg
..\wed.wsf
..\miaobiao.sld_design_entry.sci
..\miaobiao.eco.cdb
alarm.bsf
alarm.vhd
alarm.vhd.bak
alarm.vwf
count6.bsf
count6.vhd
count6.vhd.bak
count6.vwf
count10.bsf
count10.vhd
count10.vhd.bak
count10.vwf
deled.bsf
deled.vhd
deled.vhd.bak
deled.vwf
db
    

CodeBus www.codebus.net