Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: cpu Download
 Description: Implement a simple 8-bit cpu, have a basic command and control operations instruction, scalable
 Downloaders recently: [More information of uploader mapplelvan]
 To Search: CPU VHDL
  • [CPU] - Simple 8 bit ALU which subs, adds, ands,
  • [msl16_vhdl] - It is CPU procesor in vhdl code. made in
  • [CPU] - 16-bit cpu with a simple VHDL language.
File list (Check if you may need any files):
cpu(定稿)\control.vhd
...........\cpu.qpf
...........\cpu.qsf
...........\cpu.flow.rpt
...........\cpu.tan.rpt
...........\cpu.qws
...........\lpm_ram_dp0_waveforms.html
...........\lpm_ram_dp0_wave0.jpg
...........\lpm_ram_dp0_wave1.jpg
...........\cpu.sim.rpt
...........\lpm_ram_dp0.vhd
...........\lpm_ram_dp0.cmp
...........\lpm_ram_dp0.bsf
...........\lpm_ram_dp0.qip
...........\cpu.bdf
...........\cpu.map.rpt
...........\cpu.fit.rpt
...........\cpu.map.summary
...........\cpu.asm.rpt
...........\control.vhd.bak
...........\mapplelvan.bsf
...........\cpu.done
...........\cpu.pin
...........\cpu.fit.smsg
...........\cpu.fit.summary
...........\cpu.sof
...........\cpu.pof
...........\cpu.tan.summary
...........\cpu.hex
...........\cpu.vwf
...........\db\cpu.db_info
...........\..\cpu.fit.qmsg
...........\..\cpu.asm.qmsg
...........\..\cpu.tan.qmsg
...........\..\cpu.cmp.rdb
...........\..\prev_cmp_cpu.sim.qmsg
...........\..\cpu.rtlv.hdb
...........\..\cpu.cmp.ecobp
...........\..\cpu.lpc.txt
...........\..\prev_cmp_cpu.qmsg
...........\..\cpu.sim.qmsg
...........\..\prev_cmp_cpu.map.qmsg
...........\..\cpu.eco.cdb
...........\..\cpu.sim.cvwf
...........\..\cpu.sld_design_entry.sci
...........\..\prev_cmp_cpu.fit.qmsg
...........\..\cpu.sim.rdb
...........\..\prev_cmp_cpu.asm.qmsg
...........\..\cpu.cbx.xml
...........\..\prev_cmp_cpu.tan.qmsg
...........\..\cpu.map.qmsg
...........\..\cpu.lpc.html
...........\..\cpu.smp_dump.txt
...........\..\cpu.lpc.rdb
...........\..\cpu.cmp0.ddb
...........\..\cpu.sgdiff.hdb
...........\..\cpu.cmp.logdb
...........\..\cpu.rtlv_sg.cdb
...........\..\cpu.map_bb.logdb
...........\..\cpu.pre_map.cdb
...........\..\cpu.pre_map.hdb
...........\..\cpu.rtlv_sg_swap.cdb
...........\..\cpu.map.logdb
...........\..\cpu.map.cdb
...........\..\cpu.sim.hdb
...........\..\cpu.sgdiff.cdb
...........\..\cpu.tmw_info
...........\..\cpu.sld_design_entry_dsc.sci
...........\..\cpu.cmp.tdb
...........\..\cpu.map_bb.cdb
...........\..\cpu.map.hdb
...........\..\cpu.map_bb.hdb
...........\..\cpu.map.bpm
...........\..\cpu.tis_db_list.ddb
...........\..\cpu.cmp.cdb
...........\..\cpu.hif
...........\..\cpu.cmp.hdb
...........\..\cpu.cmp.bpm
...........\..\altsyncram_deq1.tdf
...........\..\cpu.hier_info
...........\..\cpu.syn_hier_info
...........\..\cpu.map.ecobp
...........\..\cpu.map.kpt
...........\..\cpu.cmp_merge.kpt
...........\..\cpu_global_asgn_op.abo
...........\..\cpu.cmp.kpt
...........\..\cpu.eds_overflow
...........\..\wed.wsf
...........\..\altsyncram_s6s1.tdf
...........\incremental_db\README
...........\..............\compiled_partitions\cpu.root_partition.map.kpt
...........\..............\...................\cpu.root_partition.map.atm
...........\..............\...................\cpu.root_partition.map.hdbx
...........\..............\...................\cpu.root_partition.cmp.rcf
...........\..............\...................\cpu.root_partition.cmp.hdbx
...........\..............\...................\cpu.root_partition.cmp.atm
...........\..............\...................\cpu.root_partition.cmp.logdb
...........\..............\...................\cpu.root_partition.cmp.kpt
...........\..............\...................\cpu.root_partition.map.dpi
...........\..............\...................\cpu.root_partition.cmp.dfp
    

CodeBus www.codebus.net