Title:
etd-0407109-183702-81-001[1]
Download
Description: This paper introduces the YUV to RGB color space conversion hardware algorithm. Matrix multiplication algorithm in high-was established based on a parametric model of the high base multiplication algorithm, and gives the Verilog HDL description decimal multiplication and integer multiplication approximation error of approximation give a detailed discussion. using multiplication unit design reuse results will be completed in two clock cycles YUV to RGB color space conversion.
- [fpu] - use FPGA floating-point operations veril
- [f2] - 96 matrix multiplication cycle, verilog
- [145238755WCE] - Video include detailed OPC WinCE develop
File list (Check if you may need any files):
etd-0407109-183702-81-001[1].pdf
