Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 1 Download
 Description: Channel 0 capture by ADC0809 potentiometer value and processed through the DAC0832 output, the output directly connected to the ADC0809' s Channel 1, and IN1 IN0, and the data collected were displayed on the LED, and CRT.
 Downloaders recently: [More information of uploader yts9997]
 To Search:
  • [quansu] - ADC0809 chip 0 ~ 7 channel A/D conversio
  • [148fenpin] - Stepper motor, is change, reversal, acce
File list (Check if you may need any files):
1.txt
    

CodeBus www.codebus.net