Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: exer2 Download
 Description: Given a frequency of 33MHz clock, try to use the clock to get a basic uniform of the 2.048MHz clock
 Downloaders recently: [More information of uploader ltltll]
 To Search: 2.048
  • [HDB3_coder] - Achieved the 64K low-speed NRZ code 2.04
  • [SDH_dxoc] - This document is based on FPGA technolog
  • [exer1] - verilog big job title, description of a
  • [exer3] - 3, the circuit using as little as possib
  • [ucgui324] - Embedded graphical interface. Is very ea
  • [gen_nx64k] - N × 64K NC frequency module can be 2.048
File list (Check if you may need any files): 
exer2\exer2_report.doc
.....\frequency.v
.....\test_bench.v
exer2
.....\~$要求.doc
.....\要求.doc

CodeBus www.codebus.net