Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: weisuijitu Download
 Description: Pseudo-random graph generation procedures, including the clock frequency synthesis means bits and bytes, respectively pseudo-random graph generation module.
 Downloaders recently: [More information of uploader zyg151]
 To Search:
  • [prbsforip] - This paper designed a simple and efficie
File list (Check if you may need any files):
weisuijitu\Divide1.tdf
..........\hdb3_encode.tdf
..........\Pll_control.tdf
..........\prbs_bit.tdf
..........\prbs_byte.tdf
weisuijitu
    

CodeBus www.codebus.net