rsvhdl_255_239 a VHDL implementation of 255_239 re - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: rsvhdl_255_239

Category:
VHDL-FPGA-Verilog
Tags:
[Text]
File Size:
3kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
a366900

Description: a VHDL implementation of 255_239 reed solomon encoder.

Downloaders recently: [More information of uploader a366900]

To Search: vhdl reed solomon reed reed solomon Reed- Solomon

[rsenc] - this is the code for reed solomon encode
[RS] - reed selemon encoder vhdl code
[interleaver] - Veriog interwoven matrix of the realizat
[RS_Encoder] - its a reed solomon encoder.....
[RS-decode_base-on-FPGA] - This is a wonderful master rs decode the
[rsencoder_latest.tar] - reed solomon encoder (255,239) verilog s
[read_solomon] - This project implements a parameterized
[reed_solomon_decoder_latest.tar] - reed solomon (204,188). in verilog.
[rs_dec_enc_latest.tar] - Reed-Solomon (255,251). in VHDL.
[09912007AEScoremodules] - aes description architecture processes v

File list (Check if you may need any files):

rsvhdl_255_239.txt

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.