Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: timer Download
 Description: This is an FPGA-based design of multi-function digital clock 24 hours, with a normal week, hours, minutes, seconds, timing, dynamic display, maintaining, resetting, fast school hours, the whole point timekeeping, alarm clock function.
 Downloaders recently: [More information of uploader peter.c.wei]
 To Search:
  • [DZZ1] - VHDL
  • [vhd_design] - I learned VHDL course design is multi-fu
File list (Check if you may need any files):
timer\1000.bdf
.....\1000.bsf
.....\1000.vwf
.....\1111111111111111111.bdf
.....\1111111111111111111.vwf
.....\1s.bdf
.....\1s.bsf
.....\2xuan1.bdf
.....\2xuan1.bsf
.....\48.bdf
.....\48.bsf
.....\48.vwf
.....\Beer.bdf
.....\Beer.bsf
.....\bijiao.bdf
.....\bijiao.bsf
.....\cmp_state.ini
.....\db\timer.asm.qmsg
.....\..\timer.cbx.xml
.....\..\timer.cmp.cdb
.....\..\timer.cmp.hdb
.....\..\timer.cmp.rdb
.....\..\timer.cmp.tdb
.....\..\timer.cmp0.ddb
.....\..\timer.db_info
.....\..\timer.eco.cdb
.....\..\timer.eds_overflow
.....\..\timer.fit.qmsg
.....\..\timer.fnsim.hdb
.....\..\timer.hier_info
.....\..\timer.hif
.....\..\timer.map.cdb
.....\..\timer.map.hdb
.....\..\timer.map.qmsg
.....\..\timer.pre_map.cdb
.....\..\timer.pre_map.hdb
.....\..\timer.psp
.....\..\timer.rtlv.hdb
.....\..\timer.rtlv_sg.cdb
.....\..\timer.rtlv_sg_swap.cdb
.....\..\timer.sgdiff.cdb
.....\..\timer.sgdiff.hdb
.....\..\timer.signalprobe.cdb
.....\..\timer.sim.hdb
.....\..\timer.sim.qmsg
.....\..\timer.sim.rdb
.....\..\timer.sld_design_entry.sci
.....\..\timer.sld_design_entry_dsc.sci
.....\..\timer.syn_hier_info
.....\..\timer.tan.qmsg
.....\..\timer_cmp.qrpt
.....\db
.....\jiaofen.bdf
.....\jiaofen.bsf
.....\jishi.bdf
.....\jishi.bsf
.....\m24.bdf
.....\m24.bsf
.....\m60.bdf
.....\m60.bsf
.....\m60.inc
.....\naozhong.bdf
.....\naozhong.bsf
.....\naozhongpilv.bdf
.....\naozhongpilv.bsf
.....\naozhongxiang.bdf
.....\naozhongxiang.bsf
.....\naozhongxianshi.bdf
.....\naozhongxianshi.bsf
.....\qingling.bdf
.....\qingling.bsf
.....\timer.asm.rpt
.....\timer.bdf
.....\timer.cdf
.....\timer.done
.....\timer.fit.eqn
.....\timer.fit.rpt
.....\timer.fit.summary
.....\timer.flow.rpt
.....\timer.map.eqn
.....\timer.map.rpt
.....\timer.map.summary
.....\timer.pin
.....\timer.pof
.....\timer.qpf
.....\timer.qsf
.....\timer.qws
.....\timer.sim.rpt
.....\timer.sof
.....\timer.tan.rpt
.....\timer.tan.summary
.....\xingqi.bdf
.....\xingqi.bsf
.....\yimaxianshi.bdf
.....\yimaxianshi.bsf
timer
    

CodeBus www.codebus.net