Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads Documents Program doc
Title: verilog_dpll_ Download
 Description: The source code is to use FPGA implementation of digital phase-locked loop logic, those in need can draw reference.
 Downloaders recently: [More information of uploader heyongfen1980]
 To Search:
  • [UART] - Using the Quartus ii software, programmi
  • [Rake-receive] - This article describes a multi-carrier s
File list (Check if you may need any files): 
dpll_\divfrequency32.v.txt
.....\divfrequency64.v.txt
.....\divfrequency8.v.txt
.....\dpll.v.txt
.....\maichongjiajian.v.txt
.....\moKcounter.v.txt
.....\xorphd.txt
dpll_

CodeBus www.codebus.net