Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock Download
 Description: FPGA with the lcd screen to achieve a 24-hour timer
 Downloaders recently: [More information of uploader 869926055]
 To Search: fpga clock
  • [FPGA-clock] - VHDL-based clock design (de2 development
File list (Check if you may need any files):
新建文件夹 (2)\clock.asm.rpt
..............\clock.bdf
..............\clock.done
..............\clock.dpf
..............\clock.fit.rpt
..............\clock.fit.smsg
..............\clock.fit.summary
..............\clock.flow.rpt
..............\clock.map.rpt
..............\clock.map.smsg
..............\clock.map.summary
..............\clock.pin
..............\clock.pof
..............\clock.qpf
..............\clock.qsf
..............\clock.qws
..............\clock.sof
..............\clock.sta.rpt
..............\clock.sta.summary
..............\clock.tan.rpt
..............\clock.tan.summary
..............\db\clock.asm.qmsg
..............\..\clock.asm_labs.ddb
..............\..\clock.cbx.xml
..............\..\clock.cmp.bpm
..............\..\clock.cmp.cdb
..............\..\clock.cmp.ecobp
..............\..\clock.cmp.hdb
..............\..\clock.cmp.kpt
..............\..\clock.cmp.rdb
..............\..\clock.cmp.tdb
..............\..\clock.cmp0.ddb
..............\..\clock.cmp2.ddb
..............\..\clock.cmp_merge.kpt
..............\..\clock.db_info
..............\..\clock.eco.cdb
..............\..\clock.fit.qmsg
..............\..\clock.hier_info
..............\..\clock.hif
..............\..\clock.lpc.html
..............\..\clock.lpc.rdb
..............\..\clock.lpc.txt
..............\..\clock.map.bpm
..............\..\clock.map.cdb
..............\..\clock.map.ecobp
..............\..\clock.map.hdb
..............\..\clock.map.kpt
..............\..\clock.map.qmsg
..............\..\clock.map_bb.cdb
..............\..\clock.map_bb.hdb
..............\..\clock.pre_map.cdb
..............\..\clock.pre_map.hdb
..............\..\clock.rpp.qmsg
..............\..\clock.rtlv.hdb
..............\..\clock.rtlv_sg.cdb
..............\..\clock.rtlv_sg_swap.cdb
..............\..\clock.sgate.rvd
..............\..\clock.sgate_sm.rvd
..............\..\clock.sgdiff.cdb
..............\..\clock.sgdiff.hdb
..............\..\clock.sld_design_entry.sci
..............\..\clock.sld_design_entry_dsc.sci
..............\..\clock.smp_dump.txt
..............\..\clock.sta.qmsg
..............\..\clock.sta.rdb
..............\..\clock.syn_hier_info
..............\..\clock.tan.qmsg
..............\..\clock.tis_db_list.ddb
..............\..\clock.tmw_info
..............\..\clock_global_asgn_op.abo
..............\..\prev_cmp_clock.asm.qmsg
..............\..\prev_cmp_clock.fit.qmsg
..............\..\prev_cmp_clock.map.qmsg
..............\..\prev_cmp_clock.qmsg
..............\..\prev_cmp_clock.sta.qmsg
..............\..\prev_cmp_clock.tan.qmsg
..............\incremental_db\compiled_partitions\clock.root_partition.cmp.atm
..............\..............\...................\clock.root_partition.cmp.dfp
..............\..............\...................\clock.root_partition.cmp.hdbx
..............\..............\...................\clock.root_partition.cmp.kpt
..............\..............\...................\clock.root_partition.cmp.rcf
..............\..............\...................\clock.root_partition.map.atm
..............\..............\...................\clock.root_partition.map.dpi
..............\..............\...................\clock.root_partition.map.hdbx
..............\..............\...................\clock.root_partition.map.kpt
..............\..............\README
..............\lcd.bsf
..............\lcd.inc
..............\lcd.v
..............\lcd.v.bak
..............\timer.bsf
..............\timer.v
..............\incremental_db\compiled_partitions
..............\db
..............\incremental_db
新建文件夹 (2)
    

CodeBus www.codebus.net