Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart Download
 Description: uart - universal asynchronous receicer and transmitter source code using VHDL
 To Search:
  • [myUART] - This is the company I used the sparten3
  • [uart_VHDL] - VHDL-based asynchronous serial communica
File list (Check if you may need any files):
code urat\baud rate genrator\baud.cmd_log
.........\..................\baud.ise
.........\..................\baud.ise_ISE_Backup
.........\..................\baud.lso
.........\..................\baud.ngc
.........\..................\baud.ngr
.........\..................\baud.prj
.........\..................\baud.stx
.........\..................\baud.syr
.........\..................\baud.vhd
.........\..................\baud.xst
.........\..................\baud_beh.prj
.........\..................\baud_stx.prj
.........\..................\baud_summary.html
.........\..................\baud_tbw.ano
.........\..................\baud_tbw.ant
.........\..................\baud_tbw.jhd
.........\..................\baud_tbw.tbw
.........\..................\baud_tbw.vhw
.........\..................\baud_tbw.xwv
.........\..................\baud_tbw.xwv_bak
.........\..................\baud_tbw_beh.prj
.........\..................\baud_tbw_bencher.prj
.........\..................\baud_tbw_gen.prj
.........\..................\baud_tbw_isim_beh.exe
.........\..................\baud_tbw_tbxr.exe
.........\..................\genExpectedResults.cmd
.........\..................\isim\temp\hdllib.ref
.........\..................\....\....\hdpdeps.ref
.........\..................\....\....\sub00\vhpl00.vho
.........\..................\....\....\.....\vhpl01.vho
.........\..................\....\work\baud\behavioral.h
.........\..................\....\....\....\mingw\behavioral.obj
.........\..................\....\....\...._tbw\mingw\testbench_arch.obj
.........\..................\....\....\........\testbench_arch.h
.........\..................\....\....\........\xsimtestbench_arch.cpp
.........\..................\....\....\hdllib.ref
.........\..................\....\....\hdpdeps.ref
.........\..................\....\....\sub00\vhpl00.vho
.........\..................\....\....\.....\vhpl01.vho
.........\..................\....\....\.....\vhpl02.vho
.........\..................\....\....\.....\vhpl03.vho
.........\..................\isim.cmd
.........\..................\isim.hdlsourcefiles
.........\..................\isim.log
.........\..................\.....tmp_save\_1
.........\..................\isimwavedata.xwv
.........\..................\pepExtractor.prj
.........\..................\results.txt
.........\..................\transcript
.........\..................\xilinxsim.ini
.........\..................\.st\work\hdllib.ref
.........\..................\...\....\hdpdeps.ref
.........\..................\...\....\sub00\vhpl00.vho
.........\..................\...\....\.....\vhpl01.vho
.........\..................\_xmsgs\fuse.xmsgs
.........\..................\......\vhpcomp.xmsgs
.........\..................\......\xst.xmsgs
.........\new\bas.prj
.........\...\bas.stx
.........\...\bas.xst
.........\...\bas_vhdl.prj
.........\...\genExpectedResults.cmd
.........\...\isim\temp\hdllib.ref
.........\...\....\....\hdpdeps.ref
.........\...\....\....\sub00\vhpl00.vho
.........\...\....\....\.....\vhpl01.vho
.........\...\....\work\hdllib.ref
.........\...\....\....\hdpdeps.ref
.........\...\....\....\new_tbw\mingw\testbench_arch.obj
.........\...\....\....\.......\testbench_arch.h
.........\...\....\....\.......\xsimtestbench_arch.cpp
.........\...\....\....\sub00\vhpl00.vho
.........\...\....\....\.....\vhpl01.vho
.........\...\....\....\.....\vhpl02.vho
.........\...\....\....\.....\vhpl03.vho
.........\...\....\....\.....\vhpl04.vho
.........\...\....\....\.....\vhpl05.vho
.........\...\....\....\tx\behavioral.h
.........\...\....\....\..\mingw\behavioral.obj
.........\...\....\....\..\xsimbehavioral.cpp
.........\...\....\....\.._tbw\mingw\testbench_arch.obj
.........\...\....\....\......\testbench_arch.h
.........\...\....\....\......\xsimtestbench_arch.cpp
.........\...\isim.cmd
.........\...\isim.hdlsourcefiles
.........\...\isim.log
.........\...\.....tmp_save\_1
.........\...\isimwavedata.xwv
.........\...\new.ise
.........\...\new.ise_ISE_Backup
.........\...\new.vhd
.........\...\new_stx.prj
.........\...\new_summary.html
.....

CodeBus www.codebus.net