Description: vhdl language of the dual-port ram, and testbench, modules, conducted in the modelsim timing and functional simulation.
- [TESTRAM] - FPGA, double-port RAM test program, simu
File list (Check if you may need any files):
dualaram_tb.vhd
dualaram.vhd
Download